Design and analysis of reconfigurable sram based fpga architectures

dc.contributor.guideBhanumathi V
dc.coverage.spatialDesign and analysis of reconfigurable sram based fpga architectures
dc.creator.researcherSwamynathan S M
dc.date.accessioned2023-02-16T10:54:42Z
dc.date.available2023-02-16T10:54:42Z
dc.date.awarded2021
dc.date.completed2021
dc.date.registered
dc.description.abstractThe recent developments in wireless communication, Very Large Scale newlineIntegration (VLSI), and embedded system design require a reconfigurable Field newlineProgrammable Gate Array (FPGA) memory system. The reconfigurable FPGA newlinememory system should have the following capabilities such as improved newlinestability, less area, hardware threat free, high speed and energy efficient. FPGA newlineis the most recently used platform for real time applications such as security, newlinenetworking, digital cameras, cell phones, synthesizers, game consoles, aerospace, newlinedefence, medical electronics, ASIC prototyping, automotive, consumer newlineelectronics, distributed monetary systems, high performance computing, industrial, newlinemedical, scientific instruments, security systems and multimedia processing. newlineIn order to improve the stability of reconfigurable systems, it is decided to newlineimplement a stability enhancing Static Random Access Memory (Static newlineRAM or SRAM) cell in FPGA memory systems. SRAM is a type of RAM that newlineuses latching circuitry (flip-flop) to store each bit. The term static differentiates newlineSRAM from dynamic RAM (DRAM), in which DRAM must be newlineperiodically refreshed. SRAM is faster and more expensive than DRAM; it is newlinetypically used for CPU cache while DRAM is used for the main memory of a newlinecomputer. Though it can be characterized as volatile memory, SRAM newlineexhibits data remanence. SRAM offers a simple data access model and does not newlinerequire a refresher circuit. SRAM is classified as Non-volatile SRAM and newlinePseudo SRAM. By transistor type it is divided into (i) Bipolar junction newlinetransistor (used in TTL and ECL) It can provide very fast operation but with newlinehigh power consumption. (ii) MOSFET (used in CMOS) - It is of low power newlineconsuming and very common today. Based on flip-flop type, it is divided into newline(i) Binary SRAM and (ii) Ternary SRAM. newline
dc.description.note
dc.format.accompanyingmaterialNone
dc.format.dimensions21cm
dc.format.extentxv,132p.
dc.identifier.urihttp://hdl.handle.net/10603/459047
dc.languageEnglish
dc.publisher.institutionFaculty of Information and Communication Engineering
dc.publisher.placeChennai
dc.publisher.universityAnna University
dc.relationp.121-131
dc.rightsuniversity
dc.source.universityUniversity
dc.subject.keywordField Programmable Gate Array
dc.subject.keywordStatic Random Access Memory
dc.subject.keywordHardware Trojan
dc.titleDesign and analysis of reconfigurable sram based fpga architectures
dc.title.alternative
dc.type.degreePh.D.

Files

Original bundle

Now showing 1 - 5 of 11
Loading...
Thumbnail Image
Name:
01_title.pdf
Size:
43.58 KB
Format:
Adobe Portable Document Format
Description:
Attached File
Loading...
Thumbnail Image
Name:
02_prelim pages.pdf
Size:
1.72 MB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
03_content.pdf
Size:
284.84 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
04_abstract.pdf
Size:
101.92 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
05_chapter 1.pdf
Size:
278.94 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.79 KB
Format:
Plain Text
Description: