Design and synthesis of efficient MAC architectures for high speed decimal processor
| dc.contributor.guide | Jacob, K Poulose | en_US |
| dc.coverage.spatial | Computer Sciences | en_US |
| dc.creator.researcher | James, Rekha K | en_US |
| dc.date.accessioned | 2013-05-07T10:53:12Z | |
| dc.date.available | 2013-05-07T10:53:12Z | |
| dc.date.awarded | 2010 | en_US |
| dc.date.completed | 04/01/2010 | en_US |
| dc.date.issued | 2013-05-07 | |
| dc.date.registered | n.d. | en_US |
| dc.description.note | Appendix and List of publications included, References p. 213-224 | en_US |
| dc.format.accompanyingmaterial | None | en_US |
| dc.format.dimensions | -- | en_US |
| dc.format.extent | 224p. | en_US |
| dc.identifier.uri | http://hdl.handle.net/10603/8623 | |
| dc.language | English | en_US |
| dc.publisher.institution | Department of Computer Science | en_US |
| dc.publisher.place | Cochin | en_US |
| dc.publisher.university | Cochin University of Science and Technology | en_US |
| dc.relation | No. of references 109 | en_US |
| dc.rights | university | en_US |
| dc.source.inflibnet | INFLIBNET | en_US |
| dc.subject.keyword | Computer Sciences | en_US |
| dc.subject.keyword | High speed decimal processor | en_US |
| dc.title | Design and synthesis of efficient MAC architectures for high speed decimal processor | en_US |
| dc.title.alternative | en_US | |
| dc.type.degree | Ph.D. | en_US |
Files
Original bundle
1 - 5 of 16
Loading...
- Name:
- 01_title.pdf
- Size:
- 139.25 KB
- Format:
- Adobe Portable Document Format
- Description:
- Attached File
Loading...
- Name:
- 02_certificate & declarations.pdf
- Size:
- 117.16 KB
- Format:
- Adobe Portable Document Format
Loading...
- Name:
- 03_acknowledgements.pdf
- Size:
- 99.92 KB
- Format:
- Adobe Portable Document Format
License bundle
1 - 1 of 1