Design and synthesis of efficient MAC architectures for high speed decimal processor

Thumbnail Image

Files

01_title.pdf (139.25 KB)
 02_certificate & declarations.pdf (117.16 KB)
 03_acknowledgements.pdf (99.92 KB)
 04_abstract.pdf (146.92 KB)
 05_contents.pdf (104.67 KB)

Date

2013-05-07

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/8623

Collections

Department of Computer Science

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced