Enhanced DFT Methodologies for Improvement In Test Coverage And Yield In Finfet Circuits

dc.contributor.guideSivanantham S
dc.coverage.spatial
dc.creator.researcherRenold Sam Vethamuthu .E
dc.date.accessioned2024-10-11T09:49:39Z
dc.date.available2024-10-11T09:49:39Z
dc.date.awarded2024
dc.date.completed2024
dc.date.registered2017
dc.description.abstractnewline
dc.description.note
dc.format.accompanyingmaterialNone
dc.format.dimensions
dc.format.extent1-128
dc.identifier.urihttp://hdl.handle.net/10603/594798
dc.languageEnglish
dc.publisher.institutionSchool of Electronic Engineering
dc.publisher.placeVellore
dc.publisher.universityVellore Institute of Technology, Vellore
dc.relation
dc.rightsuniversity
dc.source.universityUniversity
dc.subject.keywordEngineering
dc.subject.keywordEngineering and Technology
dc.subject.keywordEngineering Electrical and Electronic
dc.titleEnhanced DFT Methodologies for Improvement In Test Coverage And Yield In Finfet Circuits
dc.title.alternative
dc.type.degreePh.D.

Files

Original bundle

Now showing 1 - 5 of 12
Loading...
Thumbnail Image
Name:
01_title.pdf
Size:
65.26 KB
Format:
Adobe Portable Document Format
Description:
Attached File
Loading...
Thumbnail Image
Name:
02_preliminary pages.pdf
Size:
4.8 MB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
03_table_of_content.pdf
Size:
47.27 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
04_abstract.pdf
Size:
58.03 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
05_chapter_1.pdf
Size:
275.21 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.79 KB
Format:
Plain Text
Description: