Enhanced DFT Methodologies for Improvement In Test Coverage And Yield In Finfet Circuits

Thumbnail Image

Files

01_title.pdf (65.26 KB)
 02_preliminary pages.pdf (4.8 MB)
 03_table_of_content.pdf (47.27 KB)
 04_abstract.pdf (58.03 KB)
 05_chapter_1.pdf (275.21 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/594798

Collections

School of Electronic Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced