Low Power High Speed Resilient Architectures for High Sensitive Arithmetic Circuits Using Machine Learning Algorithms for Accuracy Analysis

Files

01_title page.pdf (1.64 MB)

02_declaration.pdf (256.68 KB)

03_certificate.pdf (286.16 KB)

04_acknowledgement.pdf (255.01 KB)

05_abstract.pdf (342.75 KB)

Abstract

newline

URI

http://hdl.handle.net/10603/483751

Collections

Department of Electronics and Communication Engineering