Implementation of Built In Self Test Using Low Power Test Pattern Generators in Test Per Clock Scheme
| dc.contributor.guide | Manjunatha Chari.K | |
| dc.coverage.spatial | ||
| dc.creator.researcher | Jamal.Kovelakuntla | |
| dc.date.accessioned | 2021-07-02T11:54:56Z | |
| dc.date.available | 2021-07-02T11:54:56Z | |
| dc.date.awarded | ||
| dc.date.completed | 2021 | |
| dc.date.registered | ||
| dc.description.abstract | File Attached newline | |
| dc.description.note | ||
| dc.format.accompanyingmaterial | None | |
| dc.format.dimensions | ||
| dc.format.extent | ||
| dc.identifier.uri | http://hdl.handle.net/10603/330086 | |
| dc.language | English | |
| dc.publisher.institution | School of Technology Hyderabad | |
| dc.publisher.place | Visakhapatnam | |
| dc.publisher.university | GITAM University | |
| dc.relation | ||
| dc.rights | university | |
| dc.source.university | University | |
| dc.subject.keyword | Engineering | |
| dc.subject.keyword | Engineering and Technology | |
| dc.subject.keyword | Engineering Electrical and Electronic | |
| dc.title | Implementation of Built In Self Test Using Low Power Test Pattern Generators in Test Per Clock Scheme | |
| dc.title.alternative | ||
| dc.type.degree | Ph.D. |
Files
Original bundle
1 - 5 of 18
Loading...
- Name:
- 10_chapter i.pdf
- Size:
- 368.52 KB
- Format:
- Adobe Portable Document Format
- Description:
- Attached File
License bundle
1 - 1 of 1