Implementation of Built In Self Test Using Low Power Test Pattern Generators in Test Per Clock Scheme

Thumbnail Image

Files

10_chapter i.pdf (368.52 KB)
 11_chapter-ii.pdf (598.83 KB)
 12_chapter-iii.pdf (1.03 MB)
 13_chapter-iv.pdf (592.18 KB)
 14_chapter v.pdf (893.3 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

File Attached newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/330086

Collections

School of Technology Hyderabad Campus

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced