Low Leakage Variability Aware Techniques for CMOS Logic Circuits

dc.contributor.guidePattanaik, Manisha
dc.coverage.spatial
dc.creator.researcherSharma, Vijay Kumar
dc.date.accessioned2023-11-20T11:58:37Z
dc.date.available2023-11-20T11:58:37Z
dc.date.awarded2015
dc.date.completed2015
dc.date.registered2011
dc.description.abstractAttached
dc.description.note
dc.format.accompanyingmaterialNone
dc.format.dimensions27.5X21.2
dc.format.extentxxii,205p.
dc.identifier.urihttp://hdl.handle.net/10603/526542
dc.languageEnglish
dc.publisher.institutionDepartment of Electrical and Electronics Engineering
dc.publisher.placeGwalior
dc.publisher.universityAtal Bihari Vajpayee Indian Institute of Information Technology and Management
dc.relation
dc.rightsuniversity
dc.source.universityUniversity
dc.subject.keywordComputer Science Software Engineering
dc.subject.keywordEngineering
dc.subject.keywordEngineering and Technology
dc.titleLow Leakage Variability Aware Techniques for CMOS Logic Circuits
dc.title.alternative
dc.type.degreePh.D.

Files

Original bundle

Now showing 1 - 5 of 12
Loading...
Thumbnail Image
Name:
01_title.pdf
Size:
80.36 KB
Format:
Adobe Portable Document Format
Description:
Attached File
Loading...
Thumbnail Image
Name:
02_prelim pages.pdf
Size:
139.62 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
03_content.pdf
Size:
92.02 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
04_abstract.pdf
Size:
49.59 KB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
05_chapter 1.pdf
Size:
99.07 KB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.79 KB
Format:
Plain Text
Description: