Low Leakage Variability Aware Techniques for CMOS Logic Circuits

Thumbnail Image

Files

01_title.pdf (80.36 KB)
 02_prelim pages.pdf (139.62 KB)
 03_content.pdf (92.02 KB)
 04_abstract.pdf (49.59 KB)
 05_chapter 1.pdf (99.07 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Attached

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/526542

Collections

Department of Electrical and Electronics Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced