Certain investigations on heuristic optimization techniques for area minimization in fixed outline non slicing voltage island based VLSI floorplanning
Loading...
Date
item.page.authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Abstract available