Design and Analysis of a Novel Hybrid 8 × 8 Bit Multiply and Accumulate MAC Architecture Using Clock Gating Scheme for Pipelined Processing
| dc.contributor.guide | Dr Cherry Bhargava and Dr Shruti Jain (Co Supervisor) | |
| dc.coverage.spatial | ||
| dc.creator.researcher | Rajkumar Sarma | |
| dc.date.accessioned | 2020-12-09T03:54:00Z | |
| dc.date.available | 2020-12-09T03:54:00Z | |
| dc.date.awarded | ||
| dc.date.completed | 2020 | |
| dc.date.registered | 2014 | |
| dc.description.abstract | newline | |
| dc.description.note | ||
| dc.format.accompanyingmaterial | DVD | |
| dc.format.dimensions | ||
| dc.format.extent | ||
| dc.identifier.uri | http://hdl.handle.net/10603/308516 | |
| dc.language | English | |
| dc.publisher.institution | Faculty of Technology and Sciences | |
| dc.publisher.place | Phagwara | |
| dc.publisher.university | Lovely Professional University | |
| dc.relation | ||
| dc.rights | university | |
| dc.source.university | University | |
| dc.subject.keyword | Engineering | |
| dc.subject.keyword | Engineering and Technology | |
| dc.subject.keyword | Engineering Electrical and Electronic | |
| dc.title | Design and Analysis of a Novel Hybrid 8 × 8 Bit Multiply and Accumulate MAC Architecture Using Clock Gating Scheme for Pipelined Processing | |
| dc.title.alternative | ||
| dc.type.degree | Ph.D. |
Files
Original bundle
1 - 5 of 12
Loading...
- Name:
- 80_recommendation.pdf
- Size:
- 105.48 KB
- Format:
- Adobe Portable Document Format
- Description:
- Attached File
License bundle
1 - 1 of 1