Design and Analysis of a Novel Hybrid 8 × 8 Bit Multiply and Accumulate MAC Architecture Using Clock Gating Scheme for Pipelined Processing

Thumbnail Image

Files

80_recommendation.pdf (105.48 KB)
 chapter 1.pdf (607.09 KB)
 chapter 2.pdf (90.38 KB)
 chapter 3.pdf (1.67 MB)
 chapter 4.pdf (3 MB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/308516

Collections

Faculty of Technology and Sciences

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced