Improved VLSI architecture for variable block size motion estimation using SAD in HEVC

Files

01_title.pdf (98.07 KB)

02_certificate.pdf (178.83 KB)

03_preliminary pages.pdf (418.49 KB)

04_chapter-1.pdf (402.55 KB)

05_chapter-2.pdf (336.95 KB)

Abstract

newline

URI

http://hdl.handle.net/10603/372300

Collections

Department of Electronics and Communication Engineering