Time Efficient Thermal Aware Design Automation for Macrocell Floorplan and Gate Array Placement

Thumbnail Image

Files

01_title.pdf (16.41 KB)
 02_prelim pages.pdf (333.25 KB)
 03_content.pdf (31.42 KB)
 04_abstract.pdf (33.8 KB)
 05_chapter 1.pdf (385.87 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Abstract Available newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/421830

Collections

Department of Electronics and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced