FAULT DIAGNOSTIC TECHNIQUES FOR VLSI

dc.contributor.guideAgarwal, P, Rajendra.en_US
dc.coverage.spatialen_US
dc.creator.researcherDivya Sharmaen_US
dc.date.accessioned2015-05-01T11:24:21Z
dc.date.available2015-05-01T11:24:21Z
dc.date.awarded09/09/2013en_US
dc.date.completed27/04/2013en_US
dc.date.issued2015-05-01
dc.date.registered31/12/2010en_US
dc.description.abstractnewlineen_US
dc.description.noteattacheden_US
dc.format.accompanyingmaterialNoneen_US
dc.format.dimensionsen_US
dc.format.extenten_US
dc.identifier.urihttp://hdl.handle.net/10603/39993
dc.languageEnglishen_US
dc.publisher.institutionFaculty of Engineering and Technologyen_US
dc.publisher.placeMeeruten_US
dc.publisher.universityShobhit Universityen_US
dc.relationen_US
dc.rightsuniversityen_US
dc.source.universityUniversityen_US
dc.subject.keywordVHDL (Very high speed integrated circuits Hardware Description Language), Automatic Test Equipmenten_US
dc.titleFAULT DIAGNOSTIC TECHNIQUES FOR VLSIen_US
dc.title.alternativeen_US
dc.type.degreePh.D.en_US

Files

Original bundle

Now showing 1 - 2 of 2
Loading...
Thumbnail Image
Name:
abstract.pdf
Size:
309.78 KB
Format:
Adobe Portable Document Format
Description:
Attached File
Loading...
Thumbnail Image
Name:
thesis.pdf
Size:
5.99 MB
Format:
Adobe Portable Document Format

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
1.79 KB
Format:
Plain Text
Description: