Development of new algorithms for test generation and simulation of stuck at faults in logic circuits

Thumbnail Image

Files

01_title page.pdf (32.26 KB)
 02_declaration.pdf (15.21 KB)
 03_certificate.pdf (29.43 KB)
 04_acknowledgement.pdf (49.74 KB)
 05_abstract.pdf (52.09 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Abstract available

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/108818

Collections

Department of Electrical and Electronic Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced