Power optimization and delay estimation techniques for VLSI physical design automation

Thumbnail Image

Files

01_title page.pdf (24.8 KB)
 02_certificate.pdf (381.82 KB)
 03_abstract.pdf (64.1 KB)
 04_acknowledgement.pdf (6.08 KB)
 05_table of contents.pdf (15.23 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Abstract available

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/141546

Collections

Faculty of Information and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced