Design And Analysis of Nanoscale Junctionless Double Gate MOSFET
| dc.contributor.guide | Pourush,Rajeev | |
| dc.creator.researcher | Dhiman, Gaurav | |
| dc.date.accessioned | 2020-01-10T12:48:21Z | |
| dc.date.available | 2020-01-10T12:48:21Z | |
| dc.date.awarded | 10-08-2018 | |
| dc.date.completed | 2018 | |
| dc.date.registered | 03-09-2012 | |
| dc.description.abstract | The field effect transistors (FETs) fabricated in integrated circuits are majorly with newlinejunctions. Due to the device scaling down, the fabrication of these junctions has become newlinegradually more difficult. Also, there is a stringent necessity for having high doping newlineconcentration gradient for the smooth functioning of the device. Recently, researchers are newlinefocusing on new devices where devices are junction less and no doping gradient newlinerequirement. One such structure is the junctionless double gate MOSFET (JL-DG newlineMOSFET) which has shown improved performance against short channel effect, namely newlinedrain induced barrier lowering (DIBL), changes in threshold voltage etc. The work newlineconsiders a physical 2-D model of the threshold voltage to study JL-DG MOSFET. The newlinemodel helps to investigate the threshold voltage degradation due to MOSFET parameters newlinenamely, silicon channel layer thickness, silicon dioxide (SiO2) layer thickness, drain bias newlineand effective gate channel length. With the scaling equation in volume conduction mode, a newlinethreshold voltage for nanoscale JL-DG MOSFETs is studied. The model studied can newlinefurther be used for modeling the junction based devices. The junctionless devices have newlineshown to give improved performance than the junction based device in terms of newlineconsiderable reduction in threshold voltage roll-off, DIBL and an increase in technology newlinespace. In the recent past, the channel lengths for conventional single gate MOSFETs have newlinereduced below 45 nm and gate oxide thickness have also reduced below 2 nm. Due to newlinethese factors, there are considerable improvements in performance and packing density. newlineScaling of gate oxide layers led to a reduction in the thickness to around 1 nm which newlineresults in large leakage currents. So replacement of silicon dioxide (SiO2) with a material newlineviii newline newlinehaving a higher dielectric constant (and#954;) or high-and#954; gate oxides such as hafnium oxide newline(HfO2) and hafnium silicate (HfO4Si) is necessary. newline | |
| dc.format.accompanyingmaterial | DVD | |
| dc.format.extent | xx,136 | |
| dc.identifier.uri | http://hdl.handle.net/10603/268459 | |
| dc.language | English | |
| dc.publisher.institution | School of Engineering and Technology | |
| dc.publisher.place | Lakshmangarh | |
| dc.publisher.university | Mody University of Science and Technology | |
| dc.rights | university | |
| dc.source.university | University | |
| dc.subject.keyword | Electronics and Communication Engineering | |
| dc.subject.keyword | Engineering and Technology,Engineering,Instruments and Instrumentation | |
| dc.subject.keyword | MOSFET | |
| dc.title | Design And Analysis of Nanoscale Junctionless Double Gate MOSFET | |
| dc.type.degree | Ph.D. |
Files
Original bundle
1 - 5 of 11
Loading...
- Name:
- 01_title.pdf
- Size:
- 18.04 KB
- Format:
- Adobe Portable Document Format
- Description:
- Attached File
Loading...
- Name:
- 03_preliminary pages.pdf
- Size:
- 246.95 KB
- Format:
- Adobe Portable Document Format
License bundle
1 - 1 of 1