Performance Enhancement of Approximate Wallace Tree Multiplier by Using Reversible Logic Gates in Inexact Compressor Adders

Thumbnail Image

Files

80_recommendation.pdf (370.95 KB)
 abstract.pdf (187.5 KB)
 bibliography.pdf (2.8 MB)
 chapter-1.pdf (1.13 MB)
 chapter-2.pdf (320.46 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

newline

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/461958

Collections

Department of Electronics & Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced