Design of low power binary multipliers and their reversible realization using toffoli gates

Thumbnail Image

Files

01_title page.pdf (9.83 KB)
 02_certificate.pdf (130.54 KB)
 03_abstract.pdf (8.37 KB)
 04_acknowledgement.pdf (4.76 KB)
 05_table of content.pdf (22.42 KB)

Date

item.page.authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Abstract available

Description

Keywords

Citation

URI

http://hdl.handle.net/10603/234096

Collections

Faculty of Information and Communication Engineering

item.page.endorsement

item.page.review

item.page.supplemented

item.page.referenced