Design and Analysis of Radiation Hardened SRAM Cell for Space Applications
Loading...
Date
item.page.authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
SRAM memory accounts for a considerable part in System-on-Chip (SoC). Consequently,
newlinephysical designers endeavor to minimize the dimensions of transistors in SRAM cells to
newlineenhance the density of the memory circuits in SoC. Reducing the size of transistors is ex-
newlinetremely susceptible to fluctuations in threshold voltage and soft error upset probability. During the last thirty years, several methods for mitigating soft errors have been presented. Among these approaches, the Radiation Hardened By Design (RHBD) method was widely favored since
newlineit is easily verify upset analysis by using CMOS foundry.
newlineThis dissertation aims to examine the issues of high energy radiation particles impact on
newlinememory cell storage nodes by using a double exponential current source model. Furthermore,existing radiation-resistant memory cells suffer from a charge sharing issue and a trade-off between the memory cell s performance and its capacity to withstand disruptions. To mitigate
newlinethe issue of Single Event Upset (SEU), we have designed some radiation-hardened SRAM
newlinecells that provides a compact size and reliable performance. Subsequently, a 14T SRAM cell with robust error tolerance against soft errors is developed. This cell effectively prevents double node upset and maintains good performance even in the most challenging Process, Voltage,
newlineand Temperature conditions (PVT). Moreover, the soft error probability is assessed to endure the incidence of Single Event Multiple Node Upset (SEMNU). Ultimately, we have suggested an additional 12T memory cell that resistant from upset caused by charge sharing between the two closest vulnerable nodes when they are affected by a high-energy particle assault.
newlineWe conducted a thorough examination and comparison of several performance parameters,
newlineincluding stability, access time, and power consumption between the existed 6T SRAM with
newlineError Correcting Code (ECC) and our proposed SEUH-12T design. The findings demonstrate
newlinethat the SEUH-12T, as suggested, exhibits better access time, decreased power consumpti