Efficient Arithmetic VLSI Architectures for DWPT Computations based on Approximation
| dc.contributor.guide | Usha Shree V and Chandrasekhar Reddy P | |
| dc.coverage.spatial | ||
| dc.creator.researcher | Renuka G | |
| dc.date.accessioned | 2025-02-03T10:00:17Z | |
| dc.date.available | 2025-02-03T10:00:17Z | |
| dc.date.awarded | 2021 | |
| dc.date.completed | 2021 | |
| dc.date.registered | 2012 | |
| dc.description.abstract | Attached | |
| dc.description.note | ||
| dc.format.accompanyingmaterial | DVD | |
| dc.format.dimensions | ||
| dc.format.extent | 185pp. | |
| dc.identifier.researcherid | ||
| dc.identifier.uri | http://hdl.handle.net/10603/619644 | |
| dc.language | English | |
| dc.publisher.institution | Department of Electronics and Communication Engineering | |
| dc.publisher.place | Kukatpally | |
| dc.publisher.university | Jawaharlal Nehru Technological University, Hyderabad | |
| dc.relation | ||
| dc.rights | university | |
| dc.source.university | University | |
| dc.subject.keyword | Compression Techniques | |
| dc.subject.keyword | DWPT Computations using Approximation | |
| dc.subject.keyword | Efficient Arithmetic VLSI Architectures | |
| dc.subject.keyword | Engineering | |
| dc.subject.keyword | Engineering and Technology | |
| dc.subject.keyword | Engineering Electrical and Electronic | |
| dc.title | Efficient Arithmetic VLSI Architectures for DWPT Computations based on Approximation | |
| dc.title.alternative | ||
| dc.type.degree | Ph.D. |
Files
Original bundle
1 - 5 of 13
Loading...
- Name:
- 01_title.pdf
- Size:
- 40.89 KB
- Format:
- Adobe Portable Document Format
- Description:
- Attached File
License bundle
1 - 1 of 1