Design and implementation of novel methods for testing static and dynamic errors in mixed signal circuits
Loading...
Date
item.page.authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Integrated Circuits (IC) with analog and digital functions have become increasingly prevalent in the semiconductor industry. Complex digital circuits are now commonly combined with analog circuits using data converters such as Analog to Digital Converters (ADC) and Digital to Analog Converter (DAC) as part of the continuing drive toward higher levels of electronic system integration and form the so-called Mixed Signal Circuits. Data converters are to be tested for static and dynamic performance to understand their relevance in low speed and high speed applications. Built in Self Test (BIST), another test technique has the entire testing hardware integrated within the device under test as a variant of ATE. The advantage of using BIST is its low cost and the ability to check the performance of the device under test every time it is put to use as it forms a part of the IC. Achieving the accuracy of ATE using BIST is the design challenge in mixed signal circuits. In this work a Time Tick BIST (TTBIST) is proposed to optimize and simplify the design of DAC and ADC testing scheme while minimizing the computational overhead. The TTBIST eludes the usage of high precision equipment for testing of data converters and also reduces the computational complexity. Generation of a synchronized and spectrally pure signal source for determining the dynamic parameters of data converters is another major issue addressed here through the design of a Direct Digital Frequency Synthesizer (DDFS). The proposed test bench consists of a DDFS, DAC and an ADC to determine the dynamic parameters of both the data converters by extracting the spectral contribution by individual dataconverters. The proposed test strategies were simulated in MATLAB and were implemented in hardware using commercially available devices like ADC 0804, MAX162, DAC0800 and FPGA level implementations were done with Altera DE1 FPGA kit.
newline
newline
newline